## FSTD3125 - 4-Bit Bus Switch with Level Shifting

## Features

- $4 \Omega$ Switch Connection between Two Ports
- Minimal Propagation Delay through the Switch
- Low Icc
- Zero Bounce in Flow-through Mode
- Control Inputs Compatible with TTL Level
- TruTranslation Voltage Translation from 5.0V Inputs to 3.3V Outputs


## Description

Fairchild switch FSTD3125 provides four high-speed CMOS TTL-compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to $\mathrm{V}_{\mathrm{cc}}$ has been integrated into the circuit to allow for level shifting between 5 V inputs and 3.3 V outputs.
The device is organized as four one-bit switches with separate /OE inputs. When /OE is LOW, the switch is ON and port A is connected to port B . When /OE is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

## Ordering Information

| Part Number | Operating <br> Temperature <br> Range | Package | Packing <br> Method |
| :--- | :---: | :---: | :---: |
| FSTD3125MTC | -40 to $85^{\circ} \mathrm{C}$ | 14-Lead, Thin Shrink Small Outline Package (TSSOP) JEDEC <br> MO-153, 4mm Wide | Tube |
| FSTD3125MTCX | -40 to $85^{\circ} \mathrm{C}$ | 14-Lead, Thin Shrink Small Outline Package (TSSOP), JEDEC <br> MO-153, 4mm Wide | Tape and Reel |

All packages are lead free per JEDEC: J-STD-020B standard.

## Technology Description

The Fairchild switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.


Figure 1. Logic Diagram

## Pin Configuration



Figure 2. TSSOP Pin Assignments

## Pin Descriptions

| Pin \# | Pin Names | Description |
| :---: | :---: | :---: |
| $1,4,10,13$ | $/ \mathrm{OE}_{1}, / \mathrm{OE}_{2}, / \mathrm{OE}_{3}, / \mathrm{OE}_{4}$ | Bus Switch Enables |
| $2,5,9,12$ | $1 \mathrm{~A}, 2 \mathrm{~A}, 3 \mathrm{~A}, 4 \mathrm{~A}$ | Bus A |
| $3,6,8,11$ | $1 \mathrm{~B}, 2 \mathrm{~B}, 3 \mathrm{~B}, 4 \mathrm{~B}$ | Bus B |
| 14 | V cc | Supply Voltage |
| 7 | GND | Ground |

## Truth Table

| Inputs | Inputs/Outputs |
| :---: | :---: |
| IOE | A, B |
| LOW | A = B |
| HIGH | High Impedance |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 | 7.0 | V |
| $\mathrm{~V}_{\mathrm{S}}$ | DC Switch Voltage | -0.5 | 7.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | DC Input Voltage $^{(1)}$ | -0.5 | 7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current, $\mathrm{V}_{\text {IN }}<0 \mathrm{~V}$ |  | -50 | mA |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Sink Current |  | 128 | mA |
| $\mathrm{I}_{\mathrm{CC}} / \mathrm{I}_{\mathrm{GND}}$ | DC $\mathrm{V}_{\mathrm{CC}} /$ GND Current |  | $\pm 100$ | mA |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature Range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

Note:

1. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Operating | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage | 0 | 5.5 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage | 0 | 5.5 | V |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time | Switch Control Input ${ }^{(2)}$ | 0 | 5 |
|  |  | Switch $/ / \mathrm{O}$ | $\mathrm{ns} / \mathrm{V}$ |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, Free Air | 0 |  |  |

Note:
2. Unused control inputs must be held HIGH or LOW. They may not float.

## DC Electrical Characteristics

Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $\mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ | 4.5 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  | 4.5 to 5.5 | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level | Figure 5, Figure 6, and Figure 7 | 4.0 to 5.5 |  |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  | 4.5 to 5.5 |  |  | 0.8 | V |
| 1 N | Input Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | 0 |  |  | 10 | $\mu \mathrm{A}$ |
| loz | Off-state Leakage Current | $0 \leq \mathrm{A}, \mathrm{B} \leq \mathrm{V}_{\mathrm{cc}}$ | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {ON }}$ | Switch On Resistance ${ }^{(3)}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{l}_{\mathrm{IN}}=64 \mathrm{~mA}$ | 4.5 |  | 4 | 7 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=30 \mathrm{~mA}$ | 4.5 |  | 4 | 7 |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\text {IN }}=15 \mathrm{~mA}$ | 4.5 |  | 35 | 50 |  |
| Icc | Quiescent Supply Current | $\begin{aligned} & / \mathrm{OE}_{1}=/ \mathrm{OE}_{2}=\mathrm{GND} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V} \text { cc or } \mathrm{GND}, \\ & \text { lout }=0 \end{aligned}$ | 5.5 |  |  | 1.5 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & / \mathrm{OE}_{1}=/ \mathrm{OE}_{2}=\mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{cc}} \text { or } \mathrm{GND}, \\ & \text { lout }=0 \end{aligned}$ |  |  |  | 10 |  |
| $\Delta \mathrm{lcc}$ | Increase in Icc per Input | One Input at 3.4 V , Other Inputs at $\mathrm{V}_{\mathrm{cc}}$ or GND | 5.5 |  |  | 2.5 | mA |

## Note:

3. Measured by the voltage drop between the $A$ and $B$ pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the $A$ or $B$ pins.

## AC Electrical Characteristics

$T_{A}=-40$ to $+85^{\circ} \mathrm{C}, C_{L}=50 \mathrm{pF}$, and $R_{U}=R_{D}=500 \Omega$.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}=4.5-5.5 \mathrm{~V}$ |  | Units | Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | Propagation Delay, Bus-to-Bus ${ }^{(4)}$ | $\mathrm{V}_{\text {IN }}=$ Open |  | 0.25 | ns | Figure 3 Figure 4 |
| tpz\% , tpzL | Output Enable Time | $\begin{aligned} & V_{\text {IN }}=7 \mathrm{~V} \text { for } t_{\text {PZL }} \\ & \mathrm{V}_{\text {IN }}=\text { Open for } t_{\text {PZH }} \end{aligned}$ | 1.0 | 6.1 | ns | Figure 3 Figure 4 |
| $\mathrm{t}_{\text {PHZ }}$, tPLZ | Output Disable Time | $\begin{aligned} & \mathrm{V}_{\text {IN }}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PLZ}} \\ & \mathrm{~V}_{\text {IN }}=\text { Open for } t_{\text {PHZ }} \end{aligned}$ | 1.5 | 6.4 | ns | Figure 3 Figure 4 |

Note:
4. This parameter is guaranteed by design, but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical on resistance of the switch and the 50 pF load capacitance when driven by an ideal voltage source (zero output impedance).

## Capacitance

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$. Capacitance is characterized, but not tested.

| Symbol | Parameter | Conditions | Typ. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Control Pin Input Capacitance | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 3 | pF |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance | $\mathrm{V}_{\mathrm{cc}}, / \mathrm{OE}=5.0 \mathrm{~V}$ | 6 | pF |

## AC Loadings and Waveforms



Notes: Input driven by $50 \Omega$ source terminated in $50 \Omega$.
$C_{L}$ includes load and stray capacitance.
Input $\mathrm{PRR}=1.0 \mathrm{MHz}, \mathrm{t}_{\mathrm{w}}=500 \mathrm{~ns}$.
Figure 3. AC Test Circuit


Figure 4. AC Waveforms

## Performance Characteristics



Figure 5. Output Voltage vs. Supply Voltage, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{Cc}}, \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$


Figure 6. Output Voltage vs. Supply Voltage, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Figure 7. Output Voltage vs. Supply Voltage, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$

## Physical Dimensions



## NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6
B. DIMENSIONS ARE IN MILLIMETERS

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
D. DIMENSIONING AND TOLERANCES PER ANSI

Y14.5M, 1982
E. LANDPATTERN STANDARD: SOP65P640X110-14M
F. DRAWING FILE NAME: MTC14REV6

Figure 8. 14-Lead, Thin Shrink Small Outline Package (TSSOP) MO-153, 4mm Wide

[^0]
## FAIRCHILD

## SEMICONDUCTDR*

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| ACEX ${ }^{(8)}$ | FPS ${ }^{\text {TM }}$ | PDP SPM ${ }^{\text {m }}$ | The Power Franchise ${ }^{(8)}$ |
| :---: | :---: | :---: | :---: |
| Build it Now ${ }^{\text {TM }}$ | F-PFS ${ }^{\text {™ }}$ | Power-SPM ${ }^{\text {™ }}$ | the man |
| CorePLUS ${ }^{\text {TM }}$ | FRFET ${ }^{\text {® }}$ | PowerTrench ${ }^{\text {(3) }}$ | Pranchiser |
| CorePOWER ${ }^{\text {TM }}$ | Global PowerResource ${ }^{\text {su }}$ | Programmable Active Droop ${ }^{\text {TM }}$ | TinyBoost ${ }^{\text {TM }}$ |
| CROSSVOLTM | Green FPS ${ }^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | TinyBuck ${ }^{\text {TM }}$ |
| CTL ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {TM }}$ e-Series ${ }^{\text {™ }}$ | QS ${ }^{\text {TM }}$ | TinyLogic ${ }^{(8)}$ |
| Current Trans fer Logic ${ }^{\text {TM }}$ | GTO ${ }^{\text {™ }}$ | Quiet Series ${ }^{\text {TM }}$ | TINYOPTO ${ }^{\text {TM }}$ |
| Ecospark ${ }^{(2)}$ | IntellimAX ${ }^{\text {a m }}$ | RapidConfigure ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |
| EfficentMax ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {m }}$ M | Saving our world, 1 mW at a time ${ }^{\text {TM }}$ | TinyPWM ${ }^{\text {TM }}$ |
| EZSWITCH ${ }^{\text {TM }}$ * | MegaBuck ${ }^{\text {™ }}$ | SmartMax ${ }^{\text {TM }}$ | Tiny Wire ${ }^{\text {TM }}$ |
| E7 ${ }^{\text {mm }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | SMART START ${ }^{\text {TM }}$ | $\mu$ SerDes ${ }^{\text {TM }}$ |
|  | MicroFET ${ }^{\text {TM }}$ | $\mathrm{SPM}^{(8)}$ | $W$ |
| $F^{8}$ | MicroPak ${ }^{\text {™ }}$ | STEALTH ${ }^{\text {TM }}$ | SerDes |
| Fairchild ${ }^{\left({ }^{(1)}\right.}$ | MillerDrive ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {TM }}$ | UHC ${ }^{\text {® }}$ |
| Fairchild Semiconductor ${ }^{(1)}$ | MotionMax ${ }^{\text {TM }}$ | SuperSOTM-3 | Ultra FRFET ${ }^{\text {TM }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ | Motion-SPM ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM }}$-6 | UniFET ${ }^{\text {TM }}$ |
| $\mathrm{FACT}^{®}$ | OPTOLOGIC ${ }^{(8)}$ | SuperSOT ${ }^{\text {TM }}$-8 | $V C X^{T M}$ |
| $\mathrm{FAST}^{(1)}$ | OPTOPLANAR ${ }^{(1)}$ | SupreMOS ${ }^{\text {TM }}$ | VisualMax ${ }^{\text {TM }}$ |
| FastvCore ${ }^{\text {TM }}$ |  | SyncFET ${ }^{\text {TM }}$ | Visualmax |
| FlashWriter ${ }^{\left({ }^{(2)}\right.}$ |  | [ SYSTEM ${ }_{\text {G }}$ |  |

* EZSWITCH ${ }^{\text {TM }}$ and FlashWriter ${ }^{(8)}$ are trademarks of System General Corporation, used under license by Fairchild Semiconductor.


## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device, or system whose fallure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | $\quad$ Definition |
| :--- | :--- | :--- |
| Advance Information | Formative / In Design | This datasheet contains the design specifications for product development. <br> Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published <br> at a later date. Fairchild Semiconductor reserves the right to make changes at <br> any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves <br> the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that is discontinued by <br> Fairchild Semiconductor. The datasheet is for reference information only. |

Rev. 134


[^0]:    Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

    Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://hww.fairchildsemi.com/packaging/

